IOWA STATE **UNIVERSITY**


Scalable Verification of Designs with Multiple Properties



Rohit Dureja and Kristin Yvonne Rozier

1. Motivation

- The formal verification of complex industrial designs often entails checking a large number of properties.
 - 1. Equivalence checking compares pairwise equality of each design output: distinct property per output,
 - 2. Functional verification checks low-level assertions to high-level encompassing properties, and
 - 3. Design-space exploration via model checking verifies properties against competing system designs.



 Most research and development efforts address the problem of single-property verification, multiple properties are verified concurrently, or one-at-a-time.


Possible inter-property relationships, and shared sub-problems are typically ignored. Opportunity to save verification resource.

2. Multiple Property Verification

- Develop efficient and scalable techniques for automatic verification of multiple properties.
 - 1. Inter-property relationships utilize logical dependencies to minimize model-checking runs.
 - 2. **Information reuse** learned state-space information is reused across various property verification tasks.
 - 3. **Improved orchestration** properties with nearly identical cone-of-influence are verified concurrently.


3. Inter-Property Relationships


• Proprocess the set of properties to find pairwise logical dependencies; LTL satisfiability checking.



 $T \quad \varphi_4 \quad T$ $T \mid \varphi_4 \mid T$

Property Table





One check Four results

Few minutes to find dependencies between properties, and <10% properties checked for each design.


4. Information Reuse

- Sequentially check properties by reusing information; state approximations, counterexamples, and invariants.
- Stored information is repaired before reuse; add "just enough" extra information to enable reuse.


Adapt IC3/PDR for multi-property model checking by reusing frames to enable $4.5 \times$ faster verification.

5. Improved Orchestration

• Property grouping saves substantial verification resource by concurrent verification of high-affinity properties.




- Partition properties into provably high-affinity groups based on cone-of-influence (COI); \sim linear runtime.
- Two-level orchestration; structural property grouping followed by semantic property-group refinement.



Improved multiple property verification offering 4.8× end-to-end speedup; advance state-of-the-art localization.

6. Ongoing and Future Work

• When to use structural vs. semantic grouping? Difficult to discern what COI subset is relevant to what property.



- Sequential equivalence checking (SEC) is a prevalent multiple property verification application; several miters.
- Improve SEC by intelligently discharging non-inductive provable miters by improved property orchestration.
- 1. "FuseIC3: An Algorithm for Checking Large Design Spaces," in FMCAD, 2017.
- 2. "More Scalable LTL Model Checking via Discovering Design-Space Dependencies," in TACAS, 2018.
- 3. "Boosting Verification Scalability via Structural Grouping and Semantic Partitioning of Properties," in FMCAD, 2019.