

# CATEGORICAL SEMANTICS OF DIGITAL CIRCUITS


Dan R. Ghica and Achim Jung  
FMCAD 2016



**UNIVERSITY OF  
BIRMINGHAM**



VERITYGOS.ORG



VS

File Edit View Navigation Try Tactics Templates Queries Tools Compile Windows Help



Arith.v Arith\_base.v PeanoNat.v

```
revert m; induction n; destruct m; simpl; rewrite ?IHn; split; auto; easy.
Qed.
```

```
lemma compare_lt_iff n m : (n ?= m) = Lt <-> n < m.
```

```
Proof.
revert m; induction n; destruct m; simpl; rewrite ?IHn; split; try easy.
- intros _. apply Peano.le_n_S, Peano.le_0_n.
- apply Peano.le_n_S.
- apply Peano.le_S_n.
Qed.
```

```
lemma compare_le_iff n m : (n ?= m) <> Gt <-> n <= m.
```

```
Proof.
revert m; induction n; destruct m; simpl; rewrite ?IHn.
- now split.
- split; intros. apply Peano.le_0_n. easy.
- split. now destruct 1. inversion 1.
- split; intros. now apply Peano.le_n_S. now apply Peano.le_S_n.
Qed.
```

```
lemma compare_antisym n m : (m ?= n) = CompOpp (n ?= m).
```

```
Proof.
revert m; induction n; destruct m; simpl; trivial.
Qed.
```

```
lemma compare_succ n m : (S n ?= S m) = (n ?= m).
```

```
2 subgoals
n : nat
IHn : forall m : nat, (n ?= m) <> Gt <-> n <= m
m : nat
H : n <= m
----- (1/2)
S n <= S m
----- (2/2)
n <= m
```

3

Messages Errors Jobs


# BENEFITS OF SYNTACTIC REASONING

- formalisation
- soundness and completeness not an issue
- robustness to changes
- manipulating open terms
- partial evaluation // supercompilation
- symbolic execution // abstract interpretation
- success story in PLs: operational semantics // types // logics



CAN WE REASON  
**EQUATIONALLY**  
**SYNTACTICALLY**  
**OPERATIONALLY**  
ABOUT CIRCUITS?

# COMBINATIONAL FEEDBACK




**if  $c$  then  $F(G(x))$  else  $G(F(x))$**

# “PROPS”



# COMPOSITION



$$f \circ g: 4 \rightarrow 1$$



$$f \otimes g: 7 \rightarrow 4$$



SOUND AND COMPLETE AXIOMS:

***STRICT SYMMETRIC TRACED  
MONOIDAL CATEGORY***


=

DIAGRAMS WITH FEEDBACK  
(UP TO TOPOLOGICAL ISOMORPHISM)

=


EQUATIONAL FRAMEWORK  
FOR CIRCUITS (NETLIST)

# EXAMPLE OF EQUATION




$$(f \cdot f') \otimes (g \cdot g') = (f \otimes g) \cdot (f' \otimes g')$$

# EXAMPLE OF EQUATION



$$\text{Tr}(f \cdot (g \otimes n)) = \text{Tr}((g \otimes m) \cdot f)$$

# EXAMPLE OF PROPOSITION




$$\mathrm{Tr}^q(g \cdot (m \otimes \mathrm{Tr}^p(f') \otimes n) \cdot h) = \mathrm{Tr}^{p+q}((p \otimes g) \cdot (x_{p,m} \otimes r) \cdot f' \cdot (x_{m,p} \otimes r) \otimes n) \cdot (p \otimes h))$$

Equational  $\iff$  Diagrammatic

# SMALL AXIOMS


**Streaming:** For any levels  $\mathbf{v} = v \otimes v'$  and gate  $k$ ,  $(\delta^2 \otimes \mathbf{v}) \cdot \nabla_2 \cdot k = ((\delta^2 \cdot k) \otimes (\mathbf{v} \cdot k)) \cdot \nabla_1$ .






# PRODUCT : KEY PROPERTY

$\forall f.$




$$\langle f, f \rangle = \Delta_n \cdot (f \otimes f) = f \cdot \Delta_m \quad f \cdot w^m = w^m.$$

# DIAGRAMMATIC PROOF




induction

# DIAGRAMMATIC PROOF




$$f \cdot j = l$$

# DIAGRAMMATIC PROOF



diagrammatic reasoning


# DIAGRAMMATIC PROOF



induction hypothesis




# DIAGRAMMATIC PROOF




diagrammatic reasoning

# DIAGRAMMATIC PROOF



lemma

# DIAGRAMMATIC PROOF




diagrammatic reasoning

EQUATIONS  $\Rightarrow$  SPECS


DIAGRAMS  $\Rightarrow$  CALCULATIONS

# FEEDBACK + PRODUCT = “CONTROL-FLOW” ITERATION




$$\text{iter}^n(f) = \text{Tr}^n(f \cdot (\Delta_n \otimes n)) : m \rightarrow n$$

*Iteration:*  $\text{iter}(f) = \langle m, \text{iter}(f) \rangle \cdot f$






# COMBINATIONAL FEEDBACK




open


# COMBINATIONAL FEEDBACK



# COMBINATIONAL FEEDBACK




# COMBINATIONAL FEEDBACK




**Obs:** Unmatched delays lead to different behaviour (as they should).

# GRAPH REWRITE







# GRAPH REWRITE




# GRAPH REWRITE




# GRAPH REWRITE



# GRAPH REWRITE




# TRANSISTOR-LEVEL (MOSFET)





# TRANSISTOR-LEVEL (MOSFET)



# RELATED WORK

- **HLS** : Sheeran, Luk, Singh
- **Semantics** : Mandler, Shiple, Berry
- **Diagrammatics** : Kissinger, Coecke, Abramsky
- **Systems** : Sobocinsky, Zanasi, Bronchi
- **Category theory** : Baez, Stay, Cazanescu, Stefanescu

# CONCLUSION

- the interplay of **equations** and **diagrams**
- full automation of (partial) evaluation
- a new foundation for HW modelling
- compositional VHDL/Verilog